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Abstract 
This paper investigates the influence of current-source and voltage-source gate driver on the switching transient performance of 
trench and planner SiC MOSFETs. Devices have been tested at different temperatures and switching speeds using the designed 
double-pulse testing system. To evaluate the performance of different gate driving approaches, the dynamic transients of SiC 
MOSFETs are analysed and discussed using different values of gate resistors and controlled gate currents. The results show that 
the current-source gate driver has a higher switching speed than voltage-source counterparts at the same transient changing rate 
of drain-source voltage, resulting in lower operating losses for the power devices. Therefore, current-source gate drivers can 
facilitate power converters to achieve higher efficiency compared with voltage-source gate drivers. 
1 Introduction 
SiC power devices have superior characteristics to traditional 
Silicon counterparts in terms of the conduction loss, switching 
frequency, voltage and temperature property [1]. The 
emergence of such device impels the power conversion 
circuits towards higher switching frequency and higher 
operating temperature. Today, SiC MOSFETs can be 
implemented as planar or trench structures. The planar 
structured SiC MOSFET has a lower switching loss at high 
voltage operation compared to trench-type MOSFET, but it 
has a higher on-resistance due to the structure of the JFET 
region [2]. In contrast, the SiC MOSFET with trench structure 
can achieve lower on-resistance with smaller conduction loss 
but has issues on oxide breakdown in the gate bottom because 
of higher electric field concentration [3]. To explore the 
influence of gate driving techniques to SiC MOSFETs, this 
paper compares the performance of the current and voltage 
source gate drivers operating on the Trench and Planar SiC 
MOSFET through evaluating the switching transients. 
Conventional voltage source gate drivers (VS-GD) have been 
widely applied in the power conversion circuits such as dc/dc 
converters [4, 5], for example, to actively control the power 
switches due to the low cost and simple structure. The increase 
of the switching speed in SiC power device can generate 
problems such as overshoot, oscillation and additional losses 
[6, 7]. Therefore, several different types of VS-GD have been 
proposed to reduce the overshoots, oscillations, and losses 
issues of SiC [8, 9]. However, VS-GD has the disadvantages 
of the limited switching speed caused by the gate impedance 
network and inherently have a low output impedance that is 
prone to induce oscillation during the switching transients  
[10]. Also, the additional voltage drop on the gate resistor can 
lead to a significant influence on the gate current. In contrast, 
current source gate drivers (CS-GD) have a high output 
impedance to damp oscillation, and there is no impact of the 
voltage drop in the gate drive owing to the direct control of the 
gate current. Thus, some different types of current source gate 
driver have been proposed to improve the switching 
performance of power semiconductors, such as constant 
current gate driver [11], resonant current gate driver [12], 
hybrid gate driver [13] and programmable current driver [14-
16]. Despite using different structures, the fundamental 
features of such gate drivers are similar because of the same 
inherent current-source characteristics.  
This paper analytically investigates the turn-on and turn off 
transients of SiC MOSFETs using voltage and current-source 
gate driver, respectively. Also, the influence of the temperature 
to the switching transients has been experimentally studied 
when applying both gate drivers. Furthermore, the 
comprehensive comparison and discussion of utilising 
different gate resistors and controlled gate current have been 
given in detail.  
2. Structures of the Voltage/Current-source 
Gate Driver and SiC MOSFETs 
2.1 Structure of the VS-GD/CS-GD 
It is well known that the gate driver can significantly influence 
the dynamic performance of the power switches. To explore 
the impact of the different gate driving approaches to 
switching transients, two gate drivers have been utilised for 
comparative study. The voltage source gate driver used in the 
paper is the gate driver board CRD-001 from Wolfspeed 
(CREE). The structure of this gate driver is illustrated in Fig. 
1(a), which is normally utilised in mature commercial gate 
driver board. A photo of the voltage source gate driver used in 
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the paper is shown in Fig.1(c). In the conventional voltage 
source gate driver structure, a fast opto-isolator U1 with high 
common-mode transient immunity is used to isolate high 
voltage from the controller, and a gate driver IC boosts the 
output voltage and current to the required values. The gate 
resistor can be populated to provide optimum turn-on and turn-
off performance while the specific value of the gate resistor is 
commonly determined by compromising between the 
switching losses and voltage overshoots. Compared with the 
mature voltage source gate driver, the current source gate 
driver is not widely commercially available.  The schematic of 
the proposed current-source gate driver with high-frequency 
transformer and amplifier is shown in Fig.1(b), and Fig.1(d) 
presents a photo of the proposed current source gate driver. 
This current-source gate driver has a simple structure with 
three functional parts: signal amplification, signal isolation 
and signal conversion. The input signal can be generated by 
the controller before the signal is amplified using the amplifier 
U1. In order to isolate the high voltage from the control 
system, a transformer T is used before the amplified signal is 
converted into the corresponding current signal with the 
assistance of amplifier U2. There are 3 main functions of the 
proposed gate driver: firstly, amplification: the small input 
signal generated by the controller is amplified from less than 
1V to the gate voltage level (-5V to 15V); secondly, isolation: 
the control system can be isolated from the high-voltage power 
circuit; thirdly, conversion: the voltage control signal is 
converted into the gate current signal, therefore, the constant 
gate current can be generated once a constant voltage signal is 
input into the gate driver.  
2.2 Gate driving waveforms 
Fig.2(c) shows the diagram of SiC MOSFETs with parasitic 
capacitors. The typical waveforms of the gate current and 
Table 1 Gate voltage and gate current expressions 
Time 
period 
Voltage source gate driver Current source gate driver 
Vgs Ig Vgs Ig 
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Fig. 1 (a) Diagram of VS-GD; (b) Diagram of CS-GD; (c) Photo of VS-GD; (d) Photo of CS-GD; (e) Voltage-source gate 




voltage using VS-GD and CS-GD are illustrated in Fig.1 (e) 
and Fig.1 (f) respectively. The switch-on process can be 
generally divided into three subintervals using both gate 
drivers. For VS-GD, in the subinterval of t0 ~ t1, there is a step 
voltage stress across the gate capacitors through gate resistor 
Rg, which results in a gate current surge, and the expression of 
the gate current is obtained as: 








+  (1) 
where Vgon is the on-state gate voltage, Cgs and Cgd represent 
the gate-source and gate-drain capacitors, respectively. When 
the gate voltage reaches the Miller plateau voltage Vgs(pl) in the 
subinterval of t1 ~ t2, the gate current becomes relatively 
constant and the value is given as: 
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The corresponding expressions of the gate voltage are given in 
Table I. In contrast, for CS-GD, the gate current remains the 
set value Ig in the entire switching transients and the change of 
Vgs is proportional with the coefficient of Ig/(Cgs+Cgd) except 
during the Miller Plateau region. The specific expression of the 
gate voltage in each subinterval can also be found in Table I.  
2.3 Planar/ Trench structure SiC MOSFETs 
Fig. 2 (a) and (b) shows a typical cross-section view of the 
structure of planar and trench MOSFETs, respectively, and 
  
Fig.2 (c) is the simplified diagram of SiC MOSFET. 
According to the difference of the structure, planar MOSFETs 
can realise higher voltage rating owing to the thicker drift 
layer, but with increased on-resistance which is caused by the 
current flowing path and the existence of the inner JFET 
region. Moreover, the channel mobility of planar MOSFETs is 
usually lower because of the manufacturing technique. 
Therefore, the higher percentage of resistance is coming from 
the channel in the planar structure. Trench MOSFETs usually 
have lower on-resistance due to the higher channel density and 
a shorter flowing path, but the breakdown voltage is 
commonly lower because of the thinner drift layer. Also, 
generally speaking, the input capacitance Ciss (Ciss = Cgs+Cgd) 
of SiC planar MOSFETs is smaller than that of the Trench 
MOSFETs which is also determined by the structure of thicker 
drift layer, thereby, the SiC planar MOSFETs can achieve 
higher switching speed with less switching loss, compared 
with the trench counterparts. 
3 Experiment Results  
3.1 Double-pulse Test Set-up 
As is shown in Figure 3 (a), the half-bridge topology is used in 
the double-pulse test set up where the two MOSFETs are of 
the same type. The top switch is always off which is used as 
the diode. The bottom switch is connected with the gate driver. 
When the DUT is turned on, the current is conducted through 
the inductor, and it increases to reach the test current. Then the 
DUT is turned off and the current path changes from the DUT 
to the top MOSFET body diode; after a short period, the DUT 
is turned on again, and the switching transient of the device 
under test is captured using an oscilloscope. The photo of the 
double pulse test setup is presented in Fig. 3(b). A temperature 






Fig. 3 (a) schematic of the double pulse test set up  (b) photo 
of the double pulse test setup 
      
(a)                                (b) 
 
(c) 
Fig.2 (a) Planar structure SiC MOSFETs (b) Trench 






Fig.4 switching transient of trench SiC MOSFET under 
different temperature. Test condition: VDS = 400V, IDS = 10A. 
(a) current source gate driver, IGS = 40mA; (b) voltage source 
gate driver, Rg = 235Ω 
  
Fig.5 switching transient of planar SiC MOSFET under 
different temperature. Test condition: VDS = 400V, IDS = 10A. 
(a) current source gate driver, IGS = 36mA; (b) voltage source 
gate driver, Rg = 235Ω 
 board, which is adhesive with power MOSFETs using thermal 
grease. 
3.2  Temperature influence to switching transients 
The double pulse test is conducted on two types of SiC 
MOSFET, SiC trench MOSFET (SCT3060AL) rating at 
650V/39A and SiC planar MOSFET (C3M0065090D) rating 
at 900V/36A. The SiC MOSFET gate driver board CRD-001 
from Wolfspeed (CREE) has been utilised as the VS-GD. 
The switching transient of the trench SiC MOSFET under 
different temperature is presented in Fig. 4, where the 
MOSFETs have been tested at three different temperatures: 25, 
75 and 150 oC. In general, the temperature has a small impact 
on the switching transient, and the gate voltage at Miller 
plateau region is slightly decreased with the temperature rise 
from 25 oC to 150 oC, which is in agreement with the study in 
[17]. The same test procedure has been applied to the planar 
SiC MOSFET, the similar results can be obtained as is 
illustrated in Fig. 5.  
3.3  Gate current to switching transients 
Fig. 6 and Fig. 7 shows the influence of the gate current to the 
switching transients. The gate current has been set at four  
  
Fig.6 switching transient of trench SiC MOSFET under 
different switching speed. Test condition: VDS = 400V, IDS = 
10A, Temperature = 25oC. (a) current source gate driver; (b) 
voltage source gate driver 
 
Fig.7 switching transient of planar SiC MOSFET under 
different switching speed. Test condition: VDS = 400V, IDS = 
10A, Temperature = 25oC. (a) current source gate driver; (b) 
voltage source gate driver. 
different values: 28, 44, 64 and 80mA in the CS-GD, and three 
different gate resistors have been applied in the VS-GD: 235, 
160 and 100 Ω. Unlike the temperature, it is evident that the 
direct-controlled gate current in the CS-GD and the variation 
of gate resistors in the VS-GD has a significant impact on the 
switching performance of the SiC MOSFET: higher gate 
current increases the switching speed of the device but 
introduces the higher oscillation on both the gate voltage and 
gate current. In Fig.6, it can be seen that different programmed 
gate current generates different rising time to reach Miller 
plateau using the CS-GD, whereas, it is an almost identical 
time when using different gate resistor using the VS-GD. This 
phenomenon can also be observed when employing the planar 
SiC MOSFET as illustrated in Fig.7. It is also noted that the 
planar SiC MOSFETs have faster turn-on and turn off transient 
compared with trench counterparts, which is relevant to the 
smaller gate-source capacitance. 
Fig.8 illustrates the switching performances of MOSFETs 
using the CS-GD and the VS-GD when the same switching 
speed has been realised. In other words, the device has the 
same dV/dt and dI/dt during the switching transients. The 
experiment has been conducted when VDS = 400V, IDS = 10A 
and the temperature = 25oC. Meanwhile, the gate current Igs is 
set as 60mA in the CS-GD, and the gate resistor Rg is 160 Ω 




Fig.8 comparison of the current source and voltage source 
gate driver. Test condition: VDS = 400V, IDS = 10A, 
Temperature = 25oC, Igs = 60mA (for current source gate 
driver), Rg = 160Ω (for voltage source gate driver). (a) gate 
voltage comparison; (b) gate current comparison; (c) dV/dt 
comparison; (d) dI/dt comparison. 
switching time than the VS-GD. Furthermore, as indicated in 
Fig. 8, it is can be observed that the gate voltage of the current 
source gate driver is higher than the gate current during the 
time t after the Miller plateau, which means it can reduce the 
on-state voltage of the device as well as the operating losses. 
4 Conclusion 
This paper presents a comparative study of the switching 
transient of SiC MOSFETs using voltage source gate driver 
and current source gate driver. Both planar and trench SiC 
MOSFETs have been tested to investigate the switching 
performance at different gate driving techniques. It is found 
that the temperature has a relatively negligible impact on the 
switching performance for both SiC MOSFETs, and higher 
switching speeds introduces higher oscillation for both driver 
technologies. Experimental results show also, that the current 
source gate driver can achieve faster switching transient at 
lower switching losses, which is beneficial for the high-
efficiency power conversion. 
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